In this paper, a novel switched-capacitor DC-DC converter with pulse density and width modulation (PDWM) is proposed with reduced output ripple at variable output voltages. While performing pulse density modulation (PDM), the proposed PDWM modulates the pulse width at the same time to reduce the output ripple with high power efficiency. The prototype chip was implemented using 65 nm CMOS process. The switched-capacitor DC-DC converter has 0.2-V to 0.47-V output voltage and delivers 0.25-mA to 10-mA output current from a 1-V input supply with a peak efficiency of 87%. Compared with the conventional PDM scheme, the proposed switched-capacitor DC-DC converter with PDWM reduces the output ripple by 57% in the low output voltage region with the efficiency penalty of 2%.
Introduction
For emerging ultra-low power SoCs which utilize nearthreshold or sub-threshold supply voltages and draw less than 10 mA of current [1] , [2] , a switched-capacitor (SC) DC-DC converter is a viable choice for its tunable output voltage and the probability of on-chip full integration [3] . However, the previously reported SC DC-DC converters [3] - [8] often overlook the effect of output ripple on the sub-threshold digital circuits.
With the trend of the power supply voltage (V DD ) scaling, power supply ripple is extremely detrimental to their digital building blocks. This is because the delay of logic circuits is influenced by V DD in an exponential way in the sub-threshold region. The net result is that a very small amount of injected ripple can cause a very large delay uncertainty. ripple can result in a more than 200% delay uncertainty. In the super-threshold region, the ripple of the DC-DC converter and ground-bounce noise (also referred to as Ldi/dt noise) are two major sources of power supply noise at digital blocks. As V DD scales to the sub-threshold region, the transient current of digital blocks also scales rapidly, in this way mitigating the ground-bounce noise. However, the problem of the ripple of the DC-DC converter remains and it even goes severer with the decreasing output voltage.
Motivated by the above concerns, it is of great importance to look for solutions which can reduce the output ripple of switched-capacitor DC-DC converter which supplies variable output voltages to the sub-threshold digital circuits. Interleaving techniques can also be employed for lower ripples [9] , however, this method comes with the cost of increased component count and complicated timing control. Therefore, exploring a more effective control scheme [10] to reduce output ripple of switched-capacitor DC-DC converter with the variable output voltages for sub-threshold digital circuits is the focus of this paper. modulation (PDM) for feedback control [2] - [4] , as shown in Fig. 2 . The core of the system is a switch matrix which includes the charge-transfer capacitors and the charge-transfer switches. In this paper, the switching topology of half V IN generator is employed. A PDM based control scheme is used to regulate the output voltage to the desired value with a suitable clock density. The PDM works as follows: a comparator clocked by the clock (CK) is used to compare V OUT and V REF . When the output voltage V OUT is above V REF , the output of comparator, CK pulse is set to 0, which means switching signals φ CK and φ CKB are paused. When V OUT falls below V REF , the comparator triggers a pulse on CK pulse , which will be transported to φ CK and φ CKB , thus charges up the output load capacitor (C OUT ). The non-overlap clock generator is used to eliminate any overlap between φ CK and φ CKB , thus prevent the power loss while switching. The clock buffers are employed to provide drive ability to the power switches in the switch matrix.
With the above PDM control scheme, pulse densities of φ CK and φ CKB are effectively adjusted. The switches are switched less frequently as I OUT decreases, thereby reducing the switching losses and the power consumed by control circuit. With the PDM control scheme, this converter is able to achieve a high power efficiency with a wide output current range.
However, the conventional PDM architecture suffers from the problem of large ripple at low output voltage region. Combining the switch matrix shown in Fig. 2 with a linear regulator may solve the problem of large ripple. However, the additional power MOSFET and opamp required for the linear regulator will consume large chip area, which is uneconomic in advanced technologies.
A novel scheme which employs both PDM and pulse width modulation (PWM) in the feed back control block is proposed to cope with this kind of problem. In the proposed scheme [10] shown in Fig. 3 , a pulse width control block and a look up table (LUT) are introduced to perform pulse width modulation. Only one of the switches connected to V IN is necessary to be controlled by a modulated pulse signal φ PW , because by controlling the pulse width of this switch, the power transferred from V IN to the capacitors at every circle can be precisely controlled. While applying the proposed PDWM to other switch matrix, any switches connected to V IN should be selected for φ PW , in order to modulate the power transferred from V IN . The pulse width of φ PW is controlled by the pulse width control block. A 4-bit control signal is read from a LUT to determine the pulse width for φ PW , according to different I OUT and V OUT .
The function of proposed PDWM is analyzed in Fig. 4 . . Thus a significant reduction of output ripple is obtained. Figure 5 shows the pulse width control circuit of the proposed DC-DC converter. A delay generator is employed for controllable timing delay with a 4-bit digital input signal. The input clock signal (IN) is delayed by the delay generator and then reversed by inverters. Then the reversed signal and original signal are connected to a nand gate. In this way the output signal (OUT) with controlled pulse width is obtained. Post-layout simulation results show that the pulse width control circuit generates an output with pulse width from 2.7 ns to 32.8 ns, with 2.1-ns step. Good linearity is observed, as shown in Fig. 6 .
Measurement Results and Discussion
The proposed SC DC-DC converter is fabricated with 65 nm CMOS process, except for the LUT as shown in Fig. 3 . Capacitors C 1 , C 2 , and C OUT shown in Fig. 3 are implemented using off-chip ceramic capacitors with values of 4.7 nF, 4.7 nF, and 47 nF, respectively. Figure 7 shows the chip micro-photograph and the layout. Multiple bonding wires are applied for power lines for less parasitic resistance. The active area of the DC-DC converter is 0.074 mm 2 . Figure 8 shows the measured dependence of the power efficiency on the output current at 0.47-V output voltage. The DC-DC converter delivers 0.25 mA to 10 mA output current from a 1 V input supply, with an efficiency higher than 82%, and a peak value of 87%. Figure 9 shows the measured transient waveform of V OUT of both conventional and proposed DC-DC converters with 0.2-V output voltage and 1-mA output current. The pulse width of conventional DC-DC converter is 33.33 ns, as clock frequency is 15 MHz. While in the proposed DC-DC converter, the pulse width is chosen to be 2.73 ns with the same clock frequency. As analyzed in Fig. 4 , in the conventional DC-DC converter, V OUT is charged much higher than the object voltage: 0.2 V, because excessive power is transferred by the switch matrix at every clock cycle. Therefore, an output ripple of 80 mV is observed, as shown in Fig. 9(a) . In the proposed DC-DC converter, the power transferred from V IN by the switch matrix is under control, because pulse width is controlled by the proposed PDWM. Therefore, V OUT is now charged to a lower value than in the conventional scheme. Thus a low output ripple of 34 mV is obtained, as shown in Fig. 9(b) . Figure 10 shows the measured output ripple with different pulse width and different V OUT . V OUT is controlled by changing V REF . The conventional PDM with a 15 MHz clock (equals to 33.3 ns pulse width) is shown in the right of the graph. As seen, compared with the conventional PDM, the proposed PDWM greatly suppresses the output ripple, especially with low output voltages, because the pulse width of PDM is too wide for transferring required power from the switch matrix to the output. A maximum reduction of 57% on output ripple is obtained. When V IN changes, for example, to 1.2 V or 0.8 V, same tendency of ripple with different pulse width will be observed. The conventional PDM will have the biggest ripple and the ripple will decrease with the decreasing pulse width. Figure 11 shows the measured efficiency with different pulse width. As seen, for each output voltage, the efficiency degrades a little with narrower pulse width. The reason is when narrow pulse width is applied, little power is transferred by the switch matrix at each clock cycle, then the pulse density will increase for transferring the required power, in this case more power is consumed by the clock driver and the switch matrix, therefore the power efficiency decreases. On the other hand, the efficiency degrades greatly with lower output voltage. That is due to the series resistance of output switches, which can be alleviated by sizing the output switches at different output voltage. When V IN changes, for example, to 1.2 V or 0.8 V, same tendency of efficiency with different pulse width will be observed. When pulse width is decreasing, efficiency decreases gradually. The conventional PDM will have the highest efficiency because no PWM is performed.
By combining Fig. 10 and Fig. 11 , the dependence of output ripple on power efficiency with different output current is shown in Fig. 12 . As observed, the ripple is reduced by narrowing the pulse width, at the cost of slightly degraded power efficiency. That is because narrowing the pulse width also increases the pulse density, as discussed above, thus increases the power consumption. Therefore, a group of practical optimum choice on pulse width for different I OUT and V OUT was defined by allowing a 2% degradation on power efficiency, as shown in Fig. 12 .
The measured optimum pulse width for different I OUT and V OUT is shown in Fig. 13 . The center of each rectangle represents a measured point. As observed, 6 different optimum pulse widths are selected for different I OUT and V OUT . The optimum pulse width tends to increase with increasing I OUT and V OUT , because there is a larger need of power to be transferred by the switch matrix, thus there is a demand for wider pulse on the switch. The selected pulse width information is then stored in the LUT. Therefore, users of the proposed SC DC-DC converter can choose the optimum pulse width based on Fig. 13 for the required I OUT and V OUT . For example, with the required I OUT of 5.5 mA and V OUT of 0.41 V, a pulse width of 9.2 ns is the optimum solution. For the required I OUT and V OUT which lie on the crossings of the squares shown in Fig. 13 , any value of neighbored square could be applied for the optimum solution. In this way, the SC DC-DC converter will be configured to the optimum pulse width for the optimum output ripple and power efficiency.
Further measurement would be carried out to expand the contour shown in Fig. 13 . For example, in the current contour, the optimum pulse width does not change when I OUT is larger than 1.5 mA. If more measurement as shown in Fig. 12 would be carried out for I OUT larger than 10 mA, the range of Y-axis of Fig. 13 will be extend and dependence of optimum pulse width on I OUT will be observed. In addition, if more measurement as shown in Fig. 12 would be carried out for more different V OUT 's, the resolution of X-axis of Fig. 13 will increase.
In the future, the current sensor [11] and the LUT would be integrated with the proposed PDWM DC-DC converter, and then the optimum pulse width will be automatically selected according to different I OUT and V OUT . The switch matrix shown in Fig. 3 would be improved to include other topologies like 1/3, 2/3, etc., to further improve the power efficiency of the proposed PDWM DC-DC converter at different output voltage. Figure 14 shows the measured output ripple of conventional and proposed PDWM DC-DC converters with regarding to I OUT and V OUT . Significant reduction of the output ripple is observed in the whole range of I OUT and V OUT . Moreover, the output ripple is more effectively reduced in low output voltage region (to a peak of 57%). Recall that ripple has a larger impact on digital circuits at a lower voltage, the proposed DC-DC converter provides a promising solution for sub-threshold digital circuits. The performance the proposed PDWM SC DC-DC converter is summarized in Table 1 .
Conclusion
A switched-capacitor (SC) DC-DC converter with novel PDWM control scheme for high power efficiency and low output ripple is proposed. Compared with the conventional PDM, significant reduction of the output ripple is achieved by the proposed SC DC-DC converter with PDWM in the whole range of I OUT and V OUT . A maximum reduction of 57% on the output ripple is observed with 0.2-V output voltage. The proposed converter is fabricated using 65 nm CMOS process with an active area of 0.074 mm 2 . A control scheme using both PDM and PWM is introduced to enable a high efficiency with wide output current range, and meanwhile suppress the output ripple with low output voltage. The proposed SC DC-DC converter works on a 1-V input supply, and generates 0.2-V to 0.47-V output voltage. It achieves an efficiency above 82% in output current range of 0.25-mA to 10-mA, with a peak value of 87%. With the low ripple, high efficiency and low output voltage, the proposed PDWM SC DC-DC converter shows a promising solution for sub-threshold digital circuits. He is now with the Sakurai Lab, University of Tokyo, Japan. His research interests focus on ultra low energy digital circuit design and EDA methodologies.
